Circuit Design
Our DA consists of eight identical unit cells. As shown in Fig. 1(a) , each cell is separated by microstrip transmission lines (MSLs), which are more stable than coplanar waveguide transmission lines (CPWs) at millimeter-wave frequencies. As shown in Fig. 1(b) , the unit cell is based on a cascode-type amplifier where InP HEMTs whose size is 2 fingers with total gate width of 80 μm are employed for both common-gate and common-source transistors. C gate , R gate , and L cg are used for achieving gain flatness [1] . There are two big drawbacks for the DA in terms of obtaining high output power. One is a tradeoff between the characteristic impedance of MSLs and the limitation on the current drawn in them as shown in Fig.  2 . We must set the width of MSLs as large as possible to prevent destruction, yet we must also set it small to keep the characteristic impedance high so as to embed the output capacitance of each unit cell into the MSLs. The other drawback is unwanted power consumption in an on-chip termination resistor opposite the output port. To overcome these drawbacks, we employed a tapered microstrip transmission line technique [7] . As shown in Fig. 1 , the width of the output MSLs increases toward the output port. ADS simulations using small signal S-parameters for the transistor showed that the small signal gain at the termination resistor is 10 dB lower than that at the output port, which indicates the effectiveness of the tapered MSL structure. As for the input MSLs, we employed a parallel circuit consisting of C g and R g . The parallel circuit increases the input impedance of the unit cell, so MSLs with a smaller line width can be used. In addition, we introduced another parallel circuit of C S and R S to compensate for the loss of the input MSLs with a small line width [1] .
IC Fabrication
A 0.1-μm-gate InAlAs/InGaAs HEMTs technology was used to fabricate the circuit. The transistor performance is a transconductance of 1.8 S/mm and a cutoff frequency of 270 GHz. The average threshold voltage is -0.25 V. Metal-insulator-metal capacitors, NiCr resistors and two layers of Au interconnection are used as the other elements. Inter-layer films are composed of benzocyclobutene (BCB), which has a relative permittivity of 2.8.
Circuit Performance
A micrograph of the DA we developed is shown in Fig. 3 . The chip measures 1.2 × 2.1 mm. Figure 4 shows measured and simulated small signal characteristics of the DA. A measured small signal gain of 11 dB and flatness of ±1 dB were achieved. The 3-dB bandwidth was 85 GHz. Input and output return losses were sufficiently low up to 80 GHz. The differences between measured and simulated characteristics probably arose from inaccuracy in the transistor model we used at frequencies of more than 90 GHz. V and power consumption of the chip was 156 mW. The power added efficiency was 13.9%.
Summary
We presented a distributed amplifier using a 0.1-μm InP HEMT technology. The DA showed an 11-dB gain, 85-GHz 3-dB bandwidth, and 15.5-dBm output saturated power. To our knowledge, the output power is the highest ever reported. Figure 6 illustrates the output saturated power of DAs reported in recent years. 
